本文是Then and Now在我们的系列库
我第一次在计算机印刷电路板(PCB)设计的经验是在1978年,当时我为我的服务局,计算机电路购买了两个Racal-Redac Mini Systems。这次冒险中保留什么回忆?我记得我们在轻笔上贴上了按钮,以便我们可以通过将笔移到屏幕上的远处来执行“点击”。我还记得整天将笔拿到屏幕上的疲倦使我的手臂变得多么疲倦。我们当然欢迎使用鼠标的下一代最大系统。
I also remember that the auto router was pretty useless. Why? First, it added too many vias due to the strictly X/Y routing layer bias and grid requirements. Second, the routing meandered too much, wasting space. Third, the quality of the routing was poor; it often took more time to clean it up than to just manually route it from the start.
|
以.pdf格式下载本文 此文件类型在适用时包括高分辨率图形和原理图。 |
三十六年后,自动路由技术在许多方面发展了。但是,我们仍然面临过去大多数相同的问题:vias,曲折和质量。我一直是自动路线演变的一部分,与ASI,Cadence,Intergraph,Mentor Graphics,Redac和Veribest的路由团队合作。大多数自动路由改进都支持不断变化的组件和董事会技术以及满足信号整合性要求。已经付出了巨大的努力来推进自动旋转能力。然而,这些年来,绝大多数PCB设计师仍然不使用汽车路由器。
Is successful auto routing of PCBs really all that difficult? Apparently, yes. In the ’70s and ’80s, auto routing was also limited by compute power and memory. Imagine, the PDP 11/34 used for the Redac Mini and Maxi had a 16-bit processor and contained only 64 kbytes of memory.
克服硬件限制
有限的内存确实限制了70年代的自动路由算法,该算法驱动了使用网格算法的使用。在80年代初期,表面安装的组件变得普遍,有效地使网格解决方案在路由这些离网引脚方面毫无用处。在音乐会上,已故的Racal-ReDac的已故艾伦·芬奇(Alan Finch)于1985年共同撰写了一篇名为“印刷电路板的无格路路由的方法。”1
该论文指出:“当前的一些实施方法利用特殊实用的硬件来通过提供专用的中央处理器和大量内存来克服数据尺寸的问题,以改善运行时间。然而,将网格尺寸降低到1万或更少的订单是不合理的,以应对印刷电路板制造领域的当前发展。”
He understood that continued shrinking of the grid would increase memory requirements and the computers of that time could not support the massive amount of data. The solution—shape-based auto routing—broke auto-routing algorithms away from the limitations of available hardware in the 80s and 90s. Numerous shape-based auto routers thus began to appear.
正交路由
克服硬件限制非常好,但是自动透射质量又如何呢?质量既客观又主观。客观质量意味着满足制造和信号融合的要求,而主观质量是建立有效的互连的问题,可以从更少的VIA,间距增加和更少的层中降低制造成本。不幸的是,无聊的方法与以前的路由器保持了相同的一般方法。在图1中,从那张芬奇纸中取出,我对一层绿色着色,然后从他的原始图像中融合了两层。
Gridless routing does allow for routing between the PLCC pads, and it has good pad-entry. However, the routing results away from the land patterns remain essentially unchanged – layer-biased routing with unlimited vias. Designs weren’t manually routed that way. Though software engineers throughout the industry worked to overcome hardware limitations and support new component technology, PCB designers still weren’t satisfied with the results。
在90年代,自动路由器以更好地匹配手动路由的意图发展。这些努力包括与角度的路由,减少VIA,推动和推动,掩饰以去除额外的细分市场,甚至有些尝试在没有层偏差的情况下进行路由。不幸的是,由于汽车路由器对手动穿孔功能和结果施加了,因此完成率下降了,并且设置成为仅获得的专业专业知识。许多自动路线演示表现出了一些希望。但是,在实际设计上,手动路由仍然是最有效的方法。
河路线
随着组件和董事会技术在整个2000年代的不断发展,手动路由方法也进化以适应这些变化。管理信号完整性包括避免使用VIA。许多信号需要延迟管理和差异对成为常态。球网阵列(BGA)成为所有带有大量销钉的设备的首选包装。这些变化带来了一种通常称为“河流路线”的方法,该方法通过减少而获得的大量层获得了显着的层次,并且通常更少
图2显示了2010年的示例导师图形技术领导奖,由中兴公司It’s typical of many designs across all industries today. The primary difference from traditional auto routers is that the routing has no layer bias and it minimizes vias. The benefits of this style include greater route density, which can result in fewer layers, and minimization of vias reduces via effects on signal integrity. This represents high-quality, effective routing.
Can today’s auto routers accomplish this kind of routing? Attempts have been made to route in this manner, but none were adopted because their success was limited. Why? When PCB designers place the components, the flow of the routing is constantly in their imagination. This not only influences the placement, but creates a vision of how the routing should be implemented. Are auto routers capable of reading the PCB designer’s mind? No, and fortunately, the “Mind Probe” isn’t available…yet.
路线计划
自2000年代中期以来,趋势一直是为设计师提供工具来定义自动路由器计划,该工具指示了一组Netline的路由拓扑,并具有定义层,不同的规则,屏蔽等的属性。拓扑规划师和路由器”2为设计师提供了这样的手段,以定义路由路线的路径。拓扑计划将在安置期间或之后创建,然后提交给自动路由器。这在路由技术方面是一个很大的进步,因为设计师可以将许多网的所需路由渠道传达给自动路由器。
Not all designs require the type of planning shown in Figure 3, and designers have to ask if the effort to define the plan is justifiable in the context of the overall results. In addition to that, not all netlines in a particular design are suitable for planning in this manner.
Escape Optimization
Whether or not route planning is done, the key to effective routing on all designs with BGAs is to optimize the trace escapes out of the BGA. Optimizing the escapes means that the routing out of the array of fanout-vias can be done in an order that eliminates the need for additional vias to route between the BGAs– which is the essence of river routing. This can be accomplished by optimizing the pin assignments across the die, package, and board.
如果这种类型的优化不可行,则路由挑战将变得巨大。如果您想在没有其他vias的情况下路由这些网,这是手动路由最困难和耗时的方面。为了说明,您开始从一个BGA进行路由一组网络,当您到达另一个BGA时,您会发现目标引脚被阻塞,并且路由不按可以完成的顺序进行。到那时,您需要重新排序或重新路由被阻止的轨迹。
Today’s Approach
The trend now is to put the power of auto routing under the control of the designer, enabling highly desirable results in a much faster time.
“素描路由器”3can optimize the trace escapes on both ends of the netlines, thus avoiding using additional vias when routing between the BGAs(图4)。它还具有算法可以掩盖路由的算法,因此看起来像是手动路由。这个想法是使用简单快速的方法使设计人员控制路由位置以及一些样式选项。河流路由要容易得多,因为您可以绘制草图路径,并且路由将遵循它,而无需担心层偏差。
结论
尽管我们尚未看到大多数PCB设计人员可以接受的全自动路由器产生结果,但软件供应商尚未放弃。目前最有效的方法是使设计师能够以更快的速度获得他们想要的结果。除此之外,我预测,当汽车路由器能够以所有人期望的客观和主观质量生产完全路由的设计时,这一天将会到来。我确实希望它会在我的一生中。
|
以.pdf格式下载本文 此文件类型在适用时包括高分辨率图形和原理图。 |
参考:
1.“”印刷电路板的无格路路由的方法,” A.C. Finch, K.J. Makenzie, G.J. Balsdon, G. Symonds; article presented at DAC85.
2.“拓扑规划师和路由器”,指导图形,Expedition PCB。
3. “Sketch Router,” Mentor Graphics Xpedition Layout, VX.0.
查尔斯·菲尔(Charles Pfeil)是系统设计部的工程主管导师图形。他是Expedition PCB的原始产品架构师,也是XTREMEPCB的发明者。查尔斯(Charles)担任服务局的设计师和所有者,在PCB行业工作了40年,并在Racal-Redac,ASI,Cadence,Cadence,Pads和Veribest从事营销和/或工程管理工作。2013年5月,他入选了UP Media PCB设计名人堂。